Reference data · Step 1
Signals & parameters
Import or choose the authoritative signal and parameter revisions, then import the VME-PROD workbook folder. Existing revisions can be selected during folder import.
Reference versions
2 matching / 2 total versions
| Kind | File | SHA-256 | Records | Active | Action |
|---|---|---|---|---|---|
| Parameter | VMMP.parameter | 0554579bc2cf | 5173 | Active | |
| Signal | VMMP.signal | e55d7161700c | 4368 | Active |
Browse
4368 matching / 4368 active signal definitions. Text search covers name and description, case insensitive.
| Name ↓ | Owner | Class/port | Datatype | Safety | Description |
|---|---|---|---|---|---|
| VMM_sc_EPBPrkCtl_StAlyVldAut | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_EPBPrkCtl_StAlyVldAut |
| VMM_sc_EPBPrkCtl_StAlyAcvMAR | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_EPBPrkCtl_StAlyAcvMAR |
| VMM_sc_EPBPrkCtl_StAlyAcvAut | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_EPBPrkCtl_StAlyAcvAut |
| VMM_sc_EPBDisp_StExtDispTrig | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_EPBDisp_StExtDispTrig |
| VMM_sc_EPBAlyRls_StReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_EPBAlyRls_StReq |
| VMM_sc_EAWarnBrk_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL A | Classifier for VMM_s_EAWarnBrk_StAcv |
| VMM_sc_EAPrkCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_EAPrkCtl_StAcv |
| VMM_sc_EALgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_EALgtLimA_StAcv |
| VMM_sc_EALatCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_EALatCtl_StAcv |
| VMM_sc_EA_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_EA_StVld |
| VMM_sc_DSRLatCtl_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_DSRLatCtl_StVld |
| VMM_sc_DSRLatCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_DSRLatCtl_StAcv |
| VMM_sc_DrvPed_StReqDmnt | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_DrvPed_StReqDmnt |
| VMM_sc_DrvPed_StAddlQlfr | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_DrvPed_StAddlQlfr |
| VMM_sc_DrvPed_ADmdNorm | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_DrvPed_ADmdNorm |
| VMM_sc_DBRLgtLimA_StVldEPB | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_DBRLgtLimA_StVldEPB |
| VMM_sc_DBRLgtLimA_StAcvEPB | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_DBRLgtLimA_StAcvEPB |
| VMM_sc_CAATrjCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAATrjCtl_StAcv |
| VMM_sc_CAAStgWhlVib_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAAStgWhlVib_StAcv |
| VMM_sc_CAAPrkCtl_StPrkLockAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAAPrkCtl_StPrkLockAcv |
| VMM_sc_CAAPrkCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAAPrkCtl_StAlyAcv |
| VMM_sc_CAALgtLimV_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAALgtLimV_StAcv |
| VMM_sc_CAALgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAALgtLimA_StAcv |
| VMM_sc_CAALgtCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAALgtCtl_StAcv |
| VMM_sc_CAALatCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAALatCtl_StAcv |
| VMM_sc_CAA_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_CAA_StVld |
| VMM_sc_BrkPed_StReqSuff | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BrkPed_StReqSuff |
| VMM_sc_BrkPed_StReqDmnt | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BrkPed_StReqDmnt |
| VMM_sc_BrkPed_StDrvBrkCtaWBA | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BrkPed_StDrvBrkCtaWBA |
| VMM_sc_BrkPed_StAddlQlfr | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BrkPed_StAddlQlfr |
| VMM_sc_BrkPed_ItDmdNorm | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_BrkPed_ItDmdNorm |
| VMM_sc_BrkLght_StReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BrkLght_StReq |
| VMM_sc_BrkLght_IdxTqWhlSrcTyp | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BrkLght_IdxTqWhlSrcTyp |
| VMM_sc_BasTi_StCnfd | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_BasTi_StCnfd |
| VMM_sc_ARAPrkCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ARAPrkCtl_StAcv |
| VMM_sc_ARALgtLimV_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_ARALgtLimV_StAcv |
| VMM_sc_ARALgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ARALgtLimA_StAcv |
| VMM_sc_ARALatCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ARALatCtl_StAcv |
| VMM_sc_ARA_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ARA_StVld |
| VMM_sc_ALDWStgWhlVib_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ALDWStgWhlVib_StVld |
| VMM_sc_ALDWStgWhlVib_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_ALDWStgWhlVib_StAcv |
| VMM_sc_ALDWLatCtl_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ALDWLatCtl_StVld |
| VMM_sc_ALDWLatCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_ALDWLatCtl_StAcv |
| VMM_sc_AEBPRLgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_AEBPRLgtLimA_StAcv |
| VMM_sc_AEBPreCdn_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_AEBPreCdn_StAcv |
| VMM_sc_AEBPR_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_AEBPR_StVld |
| VMM_sc_AEBLgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL C | Classifier for VMM_s_AEBLgtLimA_StAcv |
| VMM_sc_ACCLgtCtl_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_ACCLgtCtl_StVld |
| VMM_sc_ACCLgtCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_ACCLgtCtl_StAcv |
| VMM_sc_ACAStgWhlVib_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_ACAStgWhlVib_StAcv |
| VMM_sc_ACALgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ACALgtLimA_StAcv |
| VMM_sc_ACALgtCtl_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Classifier for VMM_s_ACALgtCtl_StVld |
| VMM_sc_ACALgtCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | classifier for VMM_s_ACALgtCtl_StAcv |
| VMM_sc_ACALatCtl_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ACALatCtl_StVld |
| VMM_sc_ACALatCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_ACALatCtl_StAcv |
| VMM_sc_ABAHWarnBrk_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ABAHWarnBrk_StAcv |
| VMM_sc_ABAHPreCdn_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ABAHPreCdn_StAcv |
| VMM_sc_ABAHLgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | classifier for VMM_s_ABAHLgtLimA_StAcv |
| VMM_sc_ABAHHydBrkAsi_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ABAHHydBrkAsi_StAcv |
| VMM_sc_ABAH_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Classifier for VMM_s_ABAH_StVld |
| VMM_s_WBAWarnBrk_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL A | Response with actual status of warning brake service and its availability for WBA: 0: Off 1: Available 2: NotAvailable 3: StandBy 4: Active 5: Restricted 6: Init 7: Failu |
| VMM_s_WBATrjCtl_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Response with actual status of requested service trajectory control and the service availability for the Customer-Function WBA. 0: Off 1: Available 2: NotAvailable 3: Standby |
| VMM_s_WBAPreCdn_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Response with actual status of preconditioning service and its availability for WBA: 0: Off 1: Available 2: NotAvailable 3: StandBy 4: Active 5: Restricted 6: Init 7: Fai |
| VMM_s_WBALgtLimA_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Response with actual status of requested service longitudinal acceleration limitation and the service availability for the Customer-Function WBA. 0: Off 1: Available 2: NotAvail |
| VMM_s_WBAHydBrkAsi_StAcv | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL A | Response with actual status of hydraulic brake assist service and its availability for WBA: 0: Off 1: Available 2: NotAvailable 3: StandBy 4: Active 5: Restricted 6: Init |
| VMM_s_WBA_StVld | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Response with status if request is valid (within value limits) and no communication error occurred for customer function WBA. 0: Suspicious 1: Valid 2: Init 3: Failure |
| VMM_s_WBA_StLatGuidExtd | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL A | Status of extended lateral guidance |
| VMM_s_WarnBrk_StResp | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Activity state of warning brake service: 0: NotAvailable 1: Intensity1Active 2: Intensity2Active 3: Intensity3Active 4: Intensity4Active 5: Intensity5Active 6: Intensity6A |
| VMM_s_WarnBrk_ItReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | ASIL C | Warning brake intensity request: 0: NoRequest 1: Intensity1 2: Intensity2 3: Intensity3 4: Intensity4 5: Intensity5 6: Intensity6 7: Intensity7 14: Init 15: Failure |
| VMM_s_VirtStgStop_StReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Virtual Steering Stop - Status Request |
| VMM_s_VirtStgStop_CrvtLimRi | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | QM | Virtual Steering Stop - Curvature Limit Right |
| VMM_s_VirtStgStop_CrvtLimLe | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | QM | Virtual Steering Stop - Curvature Limit Left |
| VMM_s_TqWhlDece_TqTlrHiTar | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL C | High tolerance for predicted target of demanded decelerating wheel torque |
| VMM_s_TqWhlDece_TqTarPred | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Predicted target of demanded decelerating wheel torque for preview reasons. |
| VMM_s_TqWhlDece_TqLim | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Lower limit of accepted decelerating wheel torque without the need to additionally decelerate with brake torque. Everything lower then this limit must not be realized if brake torq |
| VMM_s_TqWhlDece_TqGrdTrfInc | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Permissible increasing gradient for transitions to realise the demanded decelerating wheel torque. Means compensation due to following filters is only allowed within this limit. |
| VMM_s_TqWhlDece_TqGrdTrfDec | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Permissible decreasing gradient for transitions to realise the demanded decelerating wheel torque. Means compensation due to following filters is only allowed within this limit. |
| VMM_s_TqWhlDece_TqDmd | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Actual demanded absolute decelerating wheel torque as absolute (positiv. no respect to driving direction) torque working against actual velocity. Without explicitly demanded brake |
| VMM_s_TqWhlDece_TqAddTarPred | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | QM | Predicted target value of the additive demanded decelerating wheel torque |
| VMM_s_TqWhlDece_TqAddLim | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Lower limit of accepted additiv decelerating wheel torque without the need to additionally decelerate with brake torque. Everything higher then this limit must not be realized if b |
| VMM_s_TqWhlDece_TqAddDmd | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Actual additive demanded decelerating wheel torque as absolute (positiv, no respect to driving direction) torque working against actual velocity. Without explicitly demanded brake |
| VMM_s_TqWhlDece_StEnaReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Enabling BCS during wakeup because of VNSM: 0: NoRequest 1: Enable 2: Init 3: Failure |
| VMM_s_TqWhlDece_MdDesBrkDstr | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | ASIL D | State of the desired brake distribution 0 NoRequest 1 Front axle hydraulic brake preferred 2 Rear axle hydraulic brake preferred 3 All axle hydraulic brake 4 Emphasis front a |
| VMM_s_TqWhlBrk_TqTarPred | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL B | Predicted target of demanded braking wheel torque for preview reasons. |
| VMM_s_TqWhlBrk_TqDmd | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Actual demanded braking wheel torque as absolute torque realised as frictional braking torque. |
| VMM_s_TqWhlAcce_TqTlrLoTar | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL C | Low tolerance for predicted target of demanded accelerating wheel torque |
| VMM_s_TqWhlAcce_TqTarPred | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL C | Predicted target of demanded accelerating wheel torque for preview reasons. |
| VMM_s_TqWhlAcce_TqLim | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL C | Upper limit of accepted wheel torque whilst decreasing accelerating torque without the need to additionally decelerate with brake torque. |
| VMM_s_TqWhlAcce_TqGrdTrfInc | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL C | Permissible increasing gradient for transitions to realise the demanded accelerating wheel torque. Means compensation due to following filters is only allowed within this limit. |
| VMM_s_TqWhlAcce_TqGrdTrfDec | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL C | Permissible decreasing gradient for transitions to realise the demanded accelerating wheel torque. Means compensation due to following filters is only allowed within this limit. |
| VMM_s_TqWhlAcce_TqDmd | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | Float32 | ASIL D | Actual demanded accelerating wheel torque with respect to the gear selection (forward: positiv. reverse: negative) |
| VMM_s_TqWhlAcce_StFullLdReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | status indicating a full load request for coordinated toque demand |
| VMM_s_TqWhlAcce_StDcnctPTReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | ASIL B | Request to disable/ open the torque transmission from engine to the wheels |
| VMM_s_TqWhl_StDeceAvl | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | ASIL B | Availability feedback for decelerating wheel-torque interface |
| VMM_s_StTrptProt | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | Bool | QM | Information about the transport protection |
| VMM_s_StReqESCAcv | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Signal for requesting ESC activation: 0: NoRequest 1: PassiveOverrideableRequest 2: OverrideableRequest 3: PermanentRequest 4: State4 5: State5 6: Init 7: Failure |
| VMM_s_StProdMd | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Information about the production mode |
| VMM_s_StPrkPosnReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | ASIL B | Request to actuate the parking lock. |
| VMM_s_StgWhlVib_StReq | VMMP_SOUT_SOUTACTR | MODULE_OUT_RAM | UInt8 | QM | Steering Wheel Vibration - Status Request |
| VMM_s_StgWhlVib_StAvl | VMMP_SOUT_SOUTFCT | MODULE_OUT_RAM | UInt8 | QM | Availability status of steering wheel vibration NotAvailable State1 Available ReducedPerformance State4 State5 Init Failure |
Aliases
0 matching / 0 total aliases